CSE3221.3 Operating System Fundamentals

No.9

Memory Management (2)

Prof. Hui Jiang Dept of Computer Science and Engineering York University



- Paging
- Segmentation
- Segmentation with paging

Contiguous Memory Allocation suffers serious external fragmentation













Paging hardware

- For small page-table (<256 entries): using registers
- For large page-table: using two indexing registers
 - page table is kept in main memory.
 - page-table base register (PTBR) points to the page table.
 - page-table length register (PRLR) indicates size of the page table.
 - In this scheme every data/instruction access requires two memory accesses. One for the page table and one for the data/instruction.



Paging hardware: TLB Caching: using of a special fast-lookup hardware cache called associative registers or translation look-aside buffers (TLBs) Associative registers (expensive) – parallel search speedup translation from page # → frame # : Assume page number is A: If A is in associative register, get frame # out. (hit) Otherwise get frame # from page table in memory (miss) Save to TLB for next reference, replace an old if full





Memory Protection in paging · Memory is protected among different processes. • In paging, other process' memory space is protected automatically. Memory protection implemented by associating protection bits with each frame in page table - One bit for read-only or read-write - One bit for execute-only - One Valid-invalid bit • "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page. • "invalid" indicates that the page is not in the process' logical address space. • Use page-table length register (PTLR): to indicate the size of page table • Valid-invalid bit is mainly used for virtual memory · In every memory reference, the protection bits are checked. Any invalid access will cause a trap into OS.





Multilevel Paging and Performance

- 64-bit logical address may require 4-level paging
- Since each level is stored as a separate table in memory, converting a logical address to a physical one may take four memory accesses.
- Even though time needed for one memory access is quintupled, TBLbased caching permits performance to remain reasonable.
- Cache hit rate of 98 percent yields:

effective access time = $0.98 \times 120 + 0.02 \times 520$ = 128 nanoseconds.

which is only a 28 percent slowdown in memory access time.

- But the overhead is too high to maintain many page-tables
- For 64-bit, hierarchical page table is inappropriate.





Inverted Page Table

- One entry for each real frame of memory.
- Each entry consists of the virtual page number stored in this frame, with information about the process that owns that page.
- Only one table in the system: decreases memory needed to store page tables.
- But increases time needed to search the table when a page reference occurs.
- Use hash table to limit the search to one or at most a few pagetable entries.
 - To speedup further, TLB is used.

Shared Pages
 Different pages of several processes can be mapped to the same frame to let them share memory. Shared code
Shaled code
 One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems).
 Shared code must appear in same location in the logical address space of all processes.
Private code and data
 Each process keeps a separate copy of the code and data.
 The pages for the private code and data can appear anywhere in the logical address space.
 Shared-memory for inter-process communication
 Inverted page table has problems in sharing pages























- No internal fragmentation
- External fragmentation
 - Since segments have various size
 - Dynamic storage-allocation problem
 - Best-fit, first-fit, worst-fit
 - External fragmentation depends on average segment size.
 If the average segment size is small, external fragmentation will also be small.



- A process can have up to 16KB (2**14) segments, divided into two segment tables:
 - Local descriptor table (LDT)
 - Global descriptor table (GDT)
 - Each entry in the tables is 8 bytes (base+length+others).
- Each segment can be 4GB (2**32) in maximum.
- A logical address is 48 bits, consists of:
 - 16 bits selector: 13-bit segment number, 1-bit indicate LDT or GDT, 2-bit for protection.
 - 32 bits segment offset: a segment can be up to 2**32 bytes
 - Each segment is paged: page size 4KB & 2-level paging: 10-bit page directory # +10-bit page # + 12-bit page offset
- CPU has six segment registers (caches), allowing 6 segments to be addressed at any time (avoid reading descriptor for each memory reference.



- Both segmentation and paging have advantages and disadvantages. We can combine them to improve on each.
- Two most popular CPU's, Motorola 68000 line and Intel 80x86 and Pentium uses a mixture of paging and segmentation.
- Example: Intel Pentium uses segmentation with paging for memory management.
 - Based on segmentation primarily.
 - The varying-length segments are paged into a set of fixedsized pages.





Comparing Memory-Management Strategies

(1)Contiguous allocation, (2)paging, (3)segmentation, (4)Segmentation with paging

- Hardware support
- Performance
- Fragmentation
- Relocation
- Swapping
- Sharing
- Protection